A 120 GHz QVCO with 16.2 GHz tuning range resistent against VCO pulling in 45 nm CMOS by Volkaerts, Wouter et al.
  
 
 
 
 
 
Citation Wouter Volkaerts, Michiel Steyaert, Patrick Reynaert, 2014 
ESAT-MICAS, KU Leuven, Leuven, Belgium 
A 120 GHz QVCO with 16.2 GHz tuning range resistant against VCO 
pulling in 45 nm CMOS 
Analog Integrated Circuits and Signal Processing, 18 Dec 2014, 1-10. 
Archived version Author manuscript: the content is identical to the content of the published 
paper, but without the final typesetting by the publisher 
Published version http://link.springer.com/article/10.1007/s10470-014-0474-y 
Journal homepage http://link.springer.com/journal/10470 
Author contact your email wouter.volkaerts@esat.kuleuven.be 
your phone number + 32 (0)16 326019 
  
 
(article begins on next page) 
 
 
 
 
Noname manuscript No.
(will be inserted by the editor)
A 120 GHz QVCO with 16.2 GHz Tuning Range Resistent Against VCO
Pulling in 45 nm CMOS
the date of receipt and acceptance should be inserted later
Abstract Frequency pulling of an oscillator integrated in a
quadrature phase-shift keying (QPSK) wireless transmitter
degrades the performance of the wireless system. This pa-
per analyses the behavior of an oscillator in the presence
of coupling between the oscillator and a power amplifier or
antenna. Symbol switching in the modulator will cause fre-
quency shifts in the oscillator at the modulation frequency. A
new architecture for a 120 GHz quadrature frequency gener-
ator with large tuning range and immunity against PA-VCO
coupling is presented. Combining the output signals of two
independent oscillators, the pulling effect is removed and the
frequency generator can be integrated with a PA and an an-
tenna on the same chip. This architecture also makes quadra-
ture generation with large tuning range feasible at 120 GHz.
The chip is fabricated in a 45 nm CMOS technology and
shows a tuning range of 16.2 GHz (13.5 %), a phase noise
of -112 dBc/Hz @ 10 MHz offset and a phase error of 5 ◦
[1].
Keywords Pulling · Quadrature VCO · Tuning range ·
CMOS · Mm-wave
1 Introduction
Highly integrated millimeter-wave CMOS circuits for high
data rate wireless communication systems have emerged in
recent years. These systems certainly benefit from the high
bandwidth that is available at mm-wave frequencies and thus
can achieve high data rates even with simple modulation
schemes. But nevertheless, also these systems are now evolv-
ing towards more complex quadrature modulation schemes
like QPSK and QAM [2] [3] and thus require a quadra-
ture mm-wave local oscillator (LO). Due to the small wave-
lengths, the integration of antennas on a silicon chip be-
Address(es) of author(s) should be given
Fig. 1 QPSK transmitter with on-chip antenna causing VCO pulling.
comes feasible at these high frequencies [3] [4]. However,
integrating both an oscillator and a transmitter with an an-
tenna on the same chip increases the coupling between the
power amplifier and the antenna, back to the oscillator (Fig.
1). Different coupling mechanisms exist [5]. The two main
mechanisms are resistive coupling through the substrate and
magnetic coupling between the inductor of the VCO and the
on-chip antenna. This coupling can lead to injection locking
or spurious mixing products to appear in the output spec-
trum, but to reach very high data rates, a constellation with
a good error vector magnitude (EVM) needs to be gener-
ated in the transmitter and thus a spectral pure LO signal
is required. Therefore it is important to understand this LO
pulling behavior. First Adler [6] and later Razavi [7] stud-
ied injection locking of oscillators under the injection of an
external signal and an expression was found for the locking
range. In a direct conversion transmitter the injected signal
has the same frequency as the oscilator and thus falls within
the locking range. Hsiao [8] described frequency pulling of
a phase locked oscillator in such a transmitter and gave a
solution to reduce its influence on the performance of the
system. However, because of its complexity, the presented
technique is not applicable to a mm-wave free-running os-
cillator.
Eliminating frequency pulling is not the only challenge
when designing a mm-wave quadrature oscillator. Also a
large tuning range is necessary to overcome process vari-
ations and the uncertainty of the transistor models at these
2Fig. 2 Conventional fundamental quadrature VCO.
Fig. 3 The resonant tank of a cross-coupled oscillator and the magni-
tude and phase characteristic of its impedance
high frequencies. In a fundamental mm-wave VCO, a large
tuning range is difficult to achieve due to the large portion
of parasitic capacitance and inductance in the resonant LC
tank. Furthermore, conventional quadrature VCOs utilize cou-
pling transistors to force 90 degrees phase difference be-
tween two oscillators (Fig. 2). These coupling transistors are
indeed an extra load on the LC-tank which makes it more
difficult to sustain an oscillation with the limited device gain
at mm-wave frequencies and to combine this with a large
tuning range.
In section 2.1 VCO injection locking is examined and in
section 2.2 LO pulling in a QPSK transmitter is graphically
explained. The proposed architecture is presented in Section
3 and the implementation in Section 4. Section 5 gives the
measurement results.
2 VCO coupling behavior
This section starts with a general description of injection
locking in LC oscillators. To simplify the analysis, the par-
asitic capacitances and inductances in the oscillator are ne-
glected. Measurements were performed to verify this lock-
ing behavior when an integrated transmitter acts as inter-
ferer. Also the injected power into the VCO by the PA is
calculated. The second subsection will give insight in the
LO pulling behavior when a QVCO drives a QPSK trans-
mitter on the same chip.
2.1 Injection locking
Figure 3 shows a parallel resonant tank which is often used
in cross-coupled LC oscillators. The magnitude and phase
characteristic of the impedance of the tank are also given.
The oscillation frequency of a harmonic oscillator is deter-
mined by the inductance and capacitance in the resonator. At
this frequency the phase shift in the tank is zero and oscil-
lation is possible. When this LC circuit operates at another
frequency than its resonant frequency, there will be a phase
shift between the voltage Vt and the current It . The paral-
lel resistor represents the loss in the LC-tank and is related
with the width of the resonant peak in the magnitude plot
and with the slope (K) at the zero crossing in the phase plot.
A lower loss in the resonant tank increases the slope (K)
of the phase characteristic and leads to a smaller frequency
deviation for some phase shift. The circuit in fig. 3 can not
oscillate without compensating the loss of the LC-tank. To
fullfil the Barkhausen stability criterion, not only does the
phase shift across the tank needs to be zero, also the loop
gain needs to be equal to one. Therefore a gain stage, repre-
sented by a negative resistor which injects the same amount
of energy as is lost in the tank, is added in fig. 4. In this way
a steady state oscillation is achieved. When no other signals
are injected into the oscillator (Ip = 0), the current Ic is in
phase with It and equally large. Locking the oscillator to a
frequency different fromω0 with an injected signal Ip results
in a phase shift ∆ϕ in the LC-tank (betweenVt and It ). Since
Ic is still in phase with Vt , Ic has to form an angle ∆θ with
Ip to fullfil Kirchhoff’s current law. Increasing the gap be-
tween the frequency of the injected signal and the resonance
frequency of the LC-tank the angle ∆ϕ also increases. The
maximum value for the angle ∆ϕ is derived by Razavi [7]
and for small injection levels (Ip  Ic) the locking range is
found to be
ωL ≈ ω02Qtank
Ip
Ic
(1)
Measurements were performed to find the locking range
of a 120GHz free-running VCO when the interferer is an on-
chip transmitter. Based on the measured locking range and
equation 1 the strenght of the injected signal in the VCO can
be estimated. For the measurements the chip shown in fig. 5
is used. The circuit on the left-hand side is a 118 GHz VCO
with 7.8% tuning range [9]. The other circuit is a 120 GHz
10 Gb/s phase modulating transmitter [10].
To measure the coupling from the transmitter to the VCO,
the setup of fig. 6 is used. The output of the periodic signal
generator (PSG) is upconverted by an F-band OML source
module with 0Bm output power and brought on-chip by a
GSG probe. This input signal is amplified in the transmit-
ter and couples into the oscillator through the substrate. The
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Fig. 4 The simplified schematic of a cross-coupled oscillator and the
vector relationship of the currents in the circuit influenced by an exter-
nal signal Ip
Fig. 5 Die photograph of a VCO [9] and a phase modulation trans-
mitter with PA [10], used to measure injection locking of a mm-wave
VCO. The input and output used in this measurement are indicated
Fig. 6 Setup to measure the injection locking of a VCO by a transmit-
ter. The input signal is generated by a PSG, upconverted by an OML
source module and brought on-chip by a GSG probe. The output of
the VCO is probed, downconverted by a sub-harmonic mixer and dis-
played on a FSU spectrum analyzer
output of the VCO is probed and downconverted by a sub-
harmonic mixer. The LO of the mixer is provided by a signal
generator and the IF-output is analysed on a FSU spectrum
analyzer. The frequency of the input of the transmitter (the
interferer) is sweeped and the locking range is found. The
result is shown in fig. 7. Figures 7a and 7c show the oscil-
lator in quasi-lock as described in [7]. On figure 7b the os-
cillator is in locked state. The spectral purity of the signal of
the VCO is improved, which proves the locking. The lock-
ing range is 231 MHz when the free-running frequency of
the oscillator is tuned to 115 GHz. Now the injected power
Pin j in the VCO can be calculated using equation 1 and the
simulated values in table 1.
(a) (b)
(c)
Fig. 7 Measured spectra of the output of the VCO [9] when influenced
by an on-chip PA [10]. The output signal is downconverted with a 118
GHz LO. The center frequency and span of the spectra are 115.017
GHz and 500 MHz respectively. Three cases are shown: (a) quasi-lock,
(b) locked and (c) quasi-lock.
Ip ≈ ωLω0 2QtankIc ≈ 19µA (2)
Pin j ≈
I2p
2
Rtank ≈ 0.085µW ≈−40.7dBm (3)
Table 1 Simulated parameters of the LC-tank of the oscilator
Rtank 470Ω
Qtank 8.3
Ic 0.58mA
2.2 QPSK LO Pulling
In communication systems, the oscillator is integrated with
a quadrature modulator, power amplifier and antenna on the
same chip (Fig. 1). This integration results in coupling from
the PA and the antenna to the oscillator. The frequency of
the pulling signal is equal to the oscillation frequency and
thus always falls within the locking range. Figure 8 shows
what happens in the oscillator during QPSK switching in the
modulator. For the clearness of the figure, the injected signal
Ip and the signal from the gain stage Ic have a similar am-
plitude. However, in the previous section is shown that Ip is
4much smaller than Ic. In this example the phase difference
∆θ between Ic and Ip is Xo for the first case on the left. This
results in a phase shift ∆ϕ of Y o. As a consequence, the os-
cillator will run at a frequency ω0−Y/K where K(o/GHz)
is the linearised slope of the phase characteristic of the res-
onant tank (see fig. 3). An oscillator with a higher quality
LC-tank will experience a smaller frequency shift for the
same phase shift. In the second case ∆θ is 90o larger due
to a symbol switch in the modulator. As a result, ∆ϕ is also
larger and the oscillation frequency will change. The same
is true for the other two cases shown. The oscillation am-
plitude will also vary during the switching. The reasons are
a changing amplitude of the current It in the LC-tank and
of the impedance of the tank under influence of a frequency
shift (as depicted in fig. 3).
Hsiao [11] derived a formula for the instantaneous VCO fre-
quency under directly modulated self-injection
ωLO(t) = ωosc(t)(1− 12Q
Ip(t)
Ic
sin(α(t))) (4)
(5)
As an example, using the numbers from table 1 and the
calculated injected signal Ip = 19µA, frequency jumps larger
than 100MHz are possible. A simulation is performed in
which the output of the QPSK modulator is injected into the
VCO with a voltage controlled current source to simulate
the QPSK pulling behavior. Figure 9 shows the transient re-
sults of the output frequency and amplitude of the VCO. As
explained in fig. 8 every symbol switch in the QPSK mod-
ulator causes frequency shifts because of a changing phase
shift and amplitude variations because of a changing ampli-
tude of the tank current It and tank impedance. Both effects
will cause a severe degradation of the spectral purity of the
LO and have a large impact on the performance of a wireless
transceiver. Because of the changing LO-frequency caused
by a symbol switch, the constellation diagram of the quadra-
ture modulation rotates and the speed and direction of rota-
tion is dependent on the transmitted symbol. For a data rate
of 1Gbps and 100MHz frequency jumps the constellation
rotates 10% or 36o during 1 symbol period. To prevent this,
the proposed architecture, described in the next section, is
used.
3 120GHz QVCO insensitive to injection locking
The proposed architecture of the 120 GHz quadrature signal
generator is shown in fig. 10a. Two coupled 48 GHz oscil-
lators (hereinafter referred to as ”VCO1”) generate the four
quadrature phases. The outputs of the quadrature oscillators
and a 72 GHz oscillator (”VCO2”) are multiplied to pro-
duce the 120 GHz quadrature signals. Differential buffers
Fig. 8 The vector diagrams and corresponding angles and frequency
shifts for the four posible symbols in the QPSK modulator
Fig. 9 The amplitude and frequency variatons of the output signal of
the oscillator during QPSK switching in the modulator
are placed between the oscillators and the mixers to avoid
extra loading on the LC-tank of the oscillators. A large tun-
ing range is achieved by controlling the frequency of both
VCO1 and VCO2 and by making a combination of digi-
tal tuning (b0−3 and b4−5) and analog tuning (Vctrl). Due
to the lower oscillation frequencies of both oscillators, a
larger variable capacitance can be tolerated, which results
in a larger tuning range. By mixing the output of two oscil-
lators of which the phase noise is uncorrelated, a 3 dB phase
noise improvement is achieved compared to a 60 GHz dou-
bler. For example, two 60 GHz uncorrelated sources with a
phase noise of -90 dBc/Hz translate after mixing to a 120
GHz signal with a phase noise of -87 dBc/Hz. Doubling the
same 60 GHz source will generate a 120GHz signal with a
phase noise of -84 dBc/Hz. The proposed solution uses two
different oscillator architectures and the output phase noise
will be dominated by the VCO with the largest phase noise,
but still perform better than using a frequency multiplier.
At the outputs of the two mixers, signal splitters and switch-
able buffers provide the ability to drive two isolated out-
puts with differential I/Q signals, e.g. for both a transmitter
and a receiver. For measuring purposes one output is con-
nected to a GSG probepad while the other quadrature out-
puts are downconverted by an on-chip mixer and baseband
amplifier to measure the quadrature accuracy. The key ad-
vantage of this architecture is the signal generation at lower
frequencies, which enables quadrature generation and large
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(a)
(b)
Fig. 10 (a) The proposed architecture of the 120 GHz VCO containing
two coupled 48 GHz VCOs, a 72 GHz VCO, two mixers, two output
splitters and buffers and (b) overview of the frequency locations in the
system
tuning range. Also with this set of frequencies, fundamental
and harmonic coupling between an on-chip antenna and the
VCO is avoided (see fig. 10b). Because the locking range of
an LC-VCO is small and no harmonic of VCO1 or VCO2 is
close to 120 GHz, there will be no pulling by the 120 GHz
modulated output signal. Or interpreted in another way, the
sub-harmonics of the output, 40 GHz and 60 GHz, does not
fall into the locking range of one of the oscillators.
4 Circuit implementation
The circuit implementation of VCO1, VCO2 and their out-
put buffer is shown in fig. 11. The 48 GHz generation is
based on a differential cross-coupled pair oscillator. The os-
cillation frequency can be tuned using 4 digital switched
capacitors, of which the switch is a 41 µm wide transis-
tor with source and drain connected with a large resistor to
ground. Figure 12a gives the capacitance and quality fac-
tor of a switch over the control voltage range. The simu-
lation results of VCO1 give 4 frequency steps of approx-
imately 1.4 GHz, giving a 5.6 GHz tuning range. Series
coupled transistors guarantee the 90 degrees phase shift be-
tween both 48GHz oscillators. In comparison with the con-
ventional parallel coupled quadrature oscillators, series cou-
pling results in better phase noise and lower power con-
sumption, but larger parasitic capacitance in the LC-tank
[12]. The simulated phase noise and phase error over the
Fig. 11 The implementation of the 48 GHz quadrature VCO (VCO1)
(4 bit digital tuning), the 72 GHz differential VCO (VCO2) (analog
and
2 bit digital tuning) and their output buffer
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Fig. 12 Simulation results of ”VCO1”. (a) The capacitance and quality
factor as a function of the control voltage of a switched capacitor. (b)
The phase noise at 1 MHz offset from the carrier and the quadrature
phase error over the tuning range.
tuning range are given in figure 12b.
VCO2 consists of a cross-coupled pair, an inductor, a
varactor for analog tuning and two switched capacitors for
digital tuning (42.5 µm wide switches). The capacitance
and quality factor of the capacitors are given in figure 13a
and 13b The tuning range of this oscillator is 11.4 GHz, of
which 3.4 GHz is analog controllable and 8 GHz is digital
switched. There is a gap of less than 1 GHz between the
three analog tuning regions of the VCO. Because VCO1 is
also tunable, this gap is closed at the output after mixing
VCO1 and VCO2. Figure 13c shows the tuning range and
the phase noise of VCO2 as a function of the control voltage
of the varactor and the switched capacitors.
For the output buffers a neutralized differential pair is
used. The neutralization guarantees stable operation and re-
verse isolation between the input and the output. At the in-
put, series capacitors are placed to decouple the supply volt-
60 0.2 0.4 0.6 0.8 10
10
20
30
40
50
Qu
al
ity
 fa
ct
or
Control Voltage [V]
10
11
12
13
14
15
16
17
Ca
pa
ci
ta
nc
e 
[fF
]
(a)
0 0.2 0.4 0.6 0.8 1 1.2 1.4
20
30
40
50
60
70
Qu
al
ity
 fa
ct
or
Control Voltage [V]
5
6
7
8
9
10
11
Ca
pa
ci
ta
nc
e 
[fF
]
(b)
0 0.8 1.35 0 0.8 1.35 0 0.8 1.3567
69
71
73
75
77
79
Fr
eq
ue
nc
y 
[G
Hz
]
V
ctrl Varactor [V]
−94
−93
−92
−91
−90
Ph
as
e 
no
is
e 
[d
Bc
/H
z]b4b5:00b4b5:01b4b5:11
(c)
Fig. 13 Simulation results of the 72 GHz VCO. The capacitance and
quality factor as a function of the control voltage of (a) a switched ca-
pacitor and (b) a varactor. (c) The oscillation frequency and the phase
noise at 1 MHz offset from the carrier versus the varactor control volt-
age
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Fig. 14 Simulated large signal power gain of the (a) 48 GHz buffer
and (b) 72 GHz buffer
age of the oscillator and the bias voltage of the buffer. A
transformer performs a conjugate match between the out-
put of the buffer to input of the next stage, which is the
mixer. The small signal power gain of the 48GHz and 72
GHz buffers is 8.8dB and 5dB respectively. The large signal
power gain is shown in figure 14. It is seen that the gain at
48 GHz is reduced from 8.8 dB to 7.5 dB due to a large input
swing coming from the oscillator.
The generation of the 120 GHz quadrature signals from
the 48 GHz and 72 GHz signals is realized with two gilbert
cell mixers (for I and Q). Fig. 15 shows the implementation
of the mixers. With an input power of -6.5 dBm at 48 GHz
and -3 dBm at 72 GHz the differential output power of the
mixer at node A and B is -9.5 dBm at 120 GHz. The output
of the mixer is matched to the load using a transformer. This
tuning also suppresses the 24 GHz mixing product. The out-
put of the mixer is split by a 3-coil transformer to provide
Fig. 15 The implementation of the gilbert cell mixers and the 3-coil
output transformer
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Fig. 16 Gain of the splitter and output buffer I1 when the buffer I2 is
switched on or off
a dual differential output e.g. to send the quadrature LO to
both a transmitter and a receiver. In the design of this trans-
former, advantage is taken of the fact that both top metal
layers have the same thickness resulting in a more symmet-
ric layout as shown in fig. 15.
The 120 GHz output of the mixers is buffered with neu-
tralized differential pairs. For switching the buffers on or
off, the bias voltages of the gates are connected to the both
center taps on the secondary side of the 3-coil transformer.
The output buffer is matched to the next building block with
transmission lines and transformers. In this test case the one
of the outputs (OutI1, see fig. 10a) is connected to a probe
pad, while the other outputs (OutI2 and OutQ2) are con-
nected to a downconversion mixer to test the I/Q accuracy.
The fourth output (OutQ1) is not connected to a load. The
gain of the 120 GHz splitter and output buffer I1, loaded by
the probe pad, is shown in figure 16 for two different simula-
tions. In the first simulation the biasing voltage of the buffer
I2 is 0 V and in the other simulation this voltage is 0.9 V.
From fig. 16 it is clear that that the impdedance matching
in the splitter varies when switching on or off the output
buffer which is not used. The presented circuit is optimized
for the use of only one of both outputs. It can be seen that
the output buffer has loss instead of gain and this has a few
causes. First, in the splitter there is an inherent loss of 3 dB.
To preserve a good I/Q accuracy a symmetrical layout of
the matching networks is important, but it makes it harder to
obtain a good impedance match. Finally, the routing towards
the probe pad requires a long transmission line which also
introduces loss.
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Fig. 17 The implementation of the downconversion mixer and the IF
output amplifier
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Fig. 18 Simulation results for (a) output power at the probe pad and
(b) phase error at the on-chip downconversoin mixer
The circuits used for measuring the I/Q accuracy are
shown in figure 17. An external LO is brought on chip with
probes to downconvert the 120 GHz RF signal to an IF out-
put of a few hundreds of MHz. A transmission line is used
to match the impedance of the probe pad to the gates of the
mixing transistors. The RF signal coming from the output
buffer is connected to the sources of the mixing transistors
with the help of a transformer. For the biasing of the mixer
the center tap of the transformer is used. To be able to drive
the load presented by the bondwires and the measurement
equipment, an amplifier is put after the mixer. The gain of
the first stage of the amplifier can be controlled by the sig-
nalVctrl . The differential voltage gain of the IF amplifier can
be tuned from 2.2 to 13 dB in a 100Ω load at a frequency of
400 MHz. The phase error introduced by the downconver-
sion mixer and amplifier is 1 ◦ according to simulations.
To conclude this section, the simulated output power at
the probe pad and phase error at the input of the downcon-
version mixer are presented in figure 18. The different com-
binations of the control bits of both oscillators and three set-
tings for the varactor control voltage (0 V, 0.8 V, 1.35 V)
are simulated. Over the tuning range of 17GHz, the output
power varies from -19 to -14.2 dBm and the phase error from
-1.8 to +1.3 degrees.
Fig. 19 Die photograph of the chip (1 mm x 1 mm)
Fig. 20 Spectrum of the output signal of the QVCO. The injected in-
terferer couples into the probe and is also visible in the spectrum. No
change in frequency of the oscillator is observed
5 Measurements
The chip is fabricated in a TSMC 45 nm LP CMOS technol-
ogy with 7 metal layers. A chip photograph is given in fig.
19. The chip size is 1 mm2 and the core area is 0.2 mm2.
The DC power consumption, including the two VCOs (19
%), buffers (35 %), mixers (22 %) and dual differential out-
put buffers (24 %), is 64 mW.
Intensive sweep measurements by injecting a very close
adjacent carrier have been performed and no pulling or spu-
rious generation has been observed for signals around the
120 GHz generated signal. The measurement setup is simi-
lar as in fig. 6, but instead of a probe an antenna is used to
radiate the interferer towards the chip. As example in fig. 20
a measurement of a -21 dBm injected interferer at an offset
of 2 MHz (marker 1) is shown. Both the wanted signal and
injected interferer are present at the output of the chip, but
no locking or spurious generation occurs. This demonstrates
the robustness of the proposed architecture against antenna-
VCO coupling.
It is also possible to lock one of the oscillators and mea-
sure its locking range at the 120 GHz output. In fig. 21
the spectra of the 120 GHz output signal of the QVCO are
8Fig. 21 Measured spectra of the 120 GHz output when VCO2 is pulled
by a 72 GHz injected interferer. Two cases are shown: (a) quasi-lock
and (b) locked
shown for two cases. In the first case VCO2 is operating in
quasi-lock and spurious tones are observed at multiple fre-
quencies. In the second case, VCO2 is locked to the 72 GHz
interferer. The phase noise of VCO2 is reduced due to the
locking, but the phase noise of VCO1 is still present. There-
fore the 120 GHz signal is less pure than the output of the
locked VCO in fig. 7.
Similarly it is possible to measure the tuning range of
VCO2. This is done by finding the center of the locking
range while sweeping the control voltage and the control
bits, resulting in a tuning range from 66.6 to 77.5 GHz (fig.
22a). The frequency range of VCO1 is found by sweeping its
control bits, measuring the 120 GHz output signal and sub-
tracting the known frequency of VCO2. VCO1 can be tuned
from 46.6 to 51.9 GHz (fig. 22b). All the digital control bits
are thermometer coded. The results at 120 GHz are shown
in fig. 22c. The analog tuning range around the center fre-
quency of 120 GHz is 3.3 GHz. Since the output of VCO2
is always larger than 0.35 V, no excessive voltages are ap-
plied across the varactor when the control voltage goes up to
1.35 V. Utilizing the digitally controlled capacitors in both
VCO1 and VCO2, the frequency range goes from 113.2 to
129.4 GHz. This means a tuning range of more than 16.2
GHz or 13.5 %. Note that even if the control voltage would
be limited to 1 V, the analog tuning is sufficient to overlap
the discrete tuning curves.
The output power is measured with an FSU spectrum an-
alyzer and a sub-harmonic mixer and varies from -23 dBm
to -30 dBm over the entire frequency range (Fig. 23a). The
loss of the measurement setup is removed in this results. The
phase noise is measured using the delay-line method of the
E5052B signal source analyzer. The phase noise at the cen-
ter frequency is -87 dBc/Hz and -112 dBc/Hz at 1 MHz and
10 MHz offset, respectively (see fig. 24). The phase noise
variations over the tuning range are shown in figure 23b.
The 120 GHz signals are also applied to an on-chip down
conversion mixer which uses an external LO near 120 GHz.
The output of the down conversion mixer is amplified and
applied to an oscilloscope. Fig. 25 shows the down con-
verted differential quadrature signals. The measured phase
error and I/Q amplitude imbalance are 5 degrees and 0.67dB
respectively. These numbers include the errors from the on-
chip down conversion mixer and the measurement setup.
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Fig. 22 Measured digital and analog tuning range for (a) VCO2, (b)
VCO1 and (c) 120 GHz frequency generator
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Fig. 23 Measurement results with respect to the operating frequency:
(a) output power and (b) phase noise at 1 MHz and 10 MHz offset from
the carrier
Fig. 24 Measured phase noise at 120 GHz
The results are compared against previous published D-
band and mm-wave differential and quadrature VCOs in ta-
ble 2.
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Table 2 Comparison with previous reported D-band VCOs and mm-wave QVCOs
Ref
Freq Tuning range L(∆ f) Offset θerror Pout PDC Tech
Area Output
FOM(1)
(GHz) (GHz) (%) (dBc/Hz) (MHz) (◦) (dBm) (mW) (mm2) Type
2013 [13] 164.6 9.6 5.8 -73 5 N/A -13/+1 8/130 65nm 0.1 Single -119.2
2006 [14]
123 1.6 1.3 -86.4 2 N/A -14 13.5 90nm 0.19 Diff -153.2
140 1.2 0.9 -85.1 2 N/A -22/-19 9.6 90nm 0.19 Diff -151.3
2009 [15] 115 5.1 4.4 -85.3 1 N/A -22.5/-2.5 4.4/19 65nm 0.21 Diff -170.4
2010 [9]
118.3 9.2 7.8 -83.9 1 N/A -28.5/-14.2 5.6(2) 65nm 0.22 Diff -175.7
122.5 5.28 4.4 -83 1 N/A -25.3/-20.3 2(2) 65nm 0.22 Diff -174.6
2011 [16] 58.2 4.35 7.5 -96 1 1.5 N/A 22 65nm 0.075(3) Quad -175.4
2013 [17] 55.6 13.5 24.3 -90 1 N/A N/A 15.6/30 65nm 0.113(3) Quad -179.4
2013 [18] 60 0.9 1.5 -95 1 1.2/7 -10 13.3 90nm 0.49 Quad -162.8
2013 [19] 62.7 10.45 16.6 -94.2 1 0.7 N/A 11.4(2) 65nm 0.039(3) Quad -184
2013 [20] 100 4.4 4.4 -110.4 10 1.6 N/A 8.7/21 90nm 0.36 Quad -173.8
This work 120 16.2 13.5
-87 1
5 -23/-30 64 45nm 1 Quad
-173.1
-112 10 -178.1
(1) L(∆ f )−20log( f0/∆ f ·FTR/10)+10log(PDC)
(2) Output buffers not included
(3) Only core area
Fig. 25 Measured phase error of the downconverted I/Q signals
6 Star QAM Transmitter
The measurements in the previous section prove immunity
against pulling by an external signal. To further test the per-
formance of the presented frequency generator, it is also in-
tegrated together with a modulator, a power amplifier and a
bondwire antenna. The design of the complete transmitter is
described in [3]. The tuning range of the oscillator was large
enough to align the oscillation frequency with the operat-
ing frequency of the transmitter. Also, the output power was
large enough to drive de modulator. As a result data rates up
to 10 Gbps could be transmitted and this without any perfor-
mance degradation of antenna-VCO pulling.
7 Conclusion
LO pulling in a QPSK transmitter is analysed and appears
to severly degrade the purity of the LO generation. As a
solution, a 120 GHz quadrature oscillator is presented. By
muliplying the output signals of two independent oscilla-
tors, quadrature generation and large tuning range becomes
feasible at 120 GHz. Another major advantage of the archi-
tecture is that the output signal is not harmonically related
to both oscillators, which enables integration with on-chip
antennas. A record tuning range of 16.2 GHz (13.3 %) and
a phase noise of -112 dBc/Hz at 10 MHz offset is measured.
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